ECAP268 UNITS SELF-ASSESSMENT WITH ANSWERED

ECAP268 Unit 1 Self-Assessment 01

1. A	A unit of 8 bits is known as
•	A byte
0	A word
0	A nibble
0	A sentence
2. T	he hexadecimal number A is equivalent to octal number.
0	9
0	10
0	11
•	12
	Which of the following symbol is not allowed in octal representation of numbers?
•	8
0	7
0	6
	3
4. C	Convert (47)10 to binary representation.
0	110111
•	101111
0	111011
0	111101
	Convert (463)10 to octal representation.
•	717
0	177
0	616
0	166
	Convert (7302)10 to hexadecimal representation.
0	11286
0	68121
0	68C1
⊚	1C86

7. C	Convert (11101110)2 to decimal representation.
0	236
0	237
•	238
0	239
	Convert (1010101011)2 to octal representation.
0	3521
•	1253
0	3251
0	1235
	Convert (1010101011)2 to hexadecimal representation.
•	2AB
0	21011
0	BA2
0	11102
	Convert (43612)8 to decimal representation.
0	41381
•	18314
0	478A
0	A874
	Convert (13245)8 to binary representation.
0	1010010101101
0	1101110101101
0	1001101101101
•	1011010100101
	Convert (65123)8 to hexadecimal representation.
0	35A6
O .	35106
•	6A53
0	61053
13.	Convert (BC4A)16 to decimal representation.
_	20284
•	48202

0	1112410
0	1041211
	Convert (A5F)16 to binary representation.
•	101001011111
0	111001011111
0	110111011111
0 15.	111110100101 Convert (12345)16 to octal representation.
0	505122
•	221505
0	122505
0	212055
	Find the 9's complement of 476005
•	523994
0	523995
0	499325
17.	599325 Find the 1's complement of 1010110
0	0110001
0	1010110
•	0101001
0	1011000
18.	Find the 10's complement of 321665
	678334
•	678335
0	678333
	None of these Find the 2's complement of 1011111
0	0100001
0	0100010
•	0100001
0	0100100

	In fixed-point representation of numbers, the binary point is always fixed in which position.
0	Extreme left
0	Extreme right
⊙	Either Extreme Left or Extreme Right
0	None of the above
0000	When the sign is represented by 0, then the integer binary number is Positive Negative O Any of the above What is the signed magnitude representation of -14 1110001
_	11110010
0	10001110
0	None of the above
	ECAP268 Unit 2 Self-Assessment 02
1. /	ECAP268 Unit 2 Self-Assessment 02 A+(B+C)=(A+B)+C is
1. /	
	A+(B+C)=(A+B)+C is
0	A+(B+C)=(A+B)+C is Commutative law
0	A+(B+C)=(A+B)+C is Commutative law Associative law
0 0 0	A+(B+C)=(A+B)+C is Commutative law Associative law Closure Distributive law According to Annulment law, A+1 is equal to
0 0 0 2.7	A+(B+C)=(A+B)+C is Commutative law Associative law Closure Distributive law
0 0 0 2. / 0	A+(B+C)=(A+B)+C is Commutative law Associative law Closure Distributive law According to Annulment law, A+1 is equal to
0 0 0 2. / 0	A+(B+C)=(A+B)+C is Commutative law Associative law Closure Distributive law According to Annulment law, A+1 is equal to
0 0 0 2.4 0	A+(B+C)=(A+B)+C is Commutative law Associative law Closure Distributive law According to Annulment law, A+1 is equal to
0 0 0 2.7 0 0 0	A+(B+C)=(A+B)+C is Commutative law Associative law Closure Distributive law According to Annulment law, A+1 is equal to 0 1 A 2 Which term belongs to Idempotent law?
0 0 0 2.4 0	A+(B+C)=(A+B)+C is Commutative law Associative law Closure Distributive law According to Annulment law, A+1 is equal to 0 1 A 2 Which term belongs to Idempotent law? A.A=A
0 0 0 2.7 0 0 0	A+(B+C)=(A+B)+C is Commutative law Associative law Closure Distributive law According to Annulment law, A+1 is equal to 0 1 A 2 Which term belongs to Idempotent law? A.A=A A. (B+C) = A.B+A.C
0 0 0 2.7 0 0 0	A+(B+C)=(A+B)+C is Commutative law Associative law Closure Distributive law According to Annulment law, A+1 is equal to 0 1 A 2 Which term belongs to Idempotent law? A.A=A

law.
lean expressions, what will be order of? gan's theorem $(A+B)' = A'.B'$, if $A=1$, $B=0$, then what is the output?
ction, if there are n variables, then the number of
ction, if there are <i>n</i> variables, then the number of and 0s will be
3

⊚	Both SOP and POS
0	None of the above
	For 5 variables, the number of cells in a k-map will be
0	16
•	32
0	64
0	5
	In 3 variable k-maps, which of the following is not adjacent to 011?
⊙	101
0	001
0	111
0	010
	In 4 variable k-maps, which of the following is not adjacent to 0010?
0	0000
0	0011
•	0111
0	0110
13.	Simplify the Boolean function, A'+AB'+ABC'
	A+B+C
•	A'+B'+C'
0	A'+B+C
0	A'+B'+C
14.	After mapping of POS expression, for minimization we group together
~	0
0	1
Ū.	Both 0 and 1
O	Either 0 or 1
15.	After mapping of SOP expression, for minimization we group together
_	0
•	1
U	Both 0 and 1
O	Either 0 or 1

exp	ressions?							
•	Quine McCluskey Method							
0	K-map McCluskey Method							
0	Simplification McCluskey Method							
○ 17.	None of the above What are the steps of simplification in tabulation method?							
0	Search for prime implicants							
0	Choosing of prime implicants for expression with least number of literals							
•	Both searching of prime implicants and choosing of them for expression							
0	None of the above							
	ECAP268 Unit 3 Self-Assessment 03							
1. If	A=0, B=1 and C=0, what will be the output in (A OR B) AND C?							
•	0							
0	1							
0	2							
0	None of the above							
	X=1, Y=1 and Z=1 then what will be the output in (X AND Y) XOR Z?							
⊙	0							
0	1							
0	2							
0	None of the above							
_	What will be the output, if two inputs, R=0 and S=0 are applied to XNOR logic.							
0	0							
⊙	1							
О	2							
0	None of the above							
	combinational circuit that performs the addition of three bits is known as							

16. What is the other name of tabulation method which is used for simplification of Boolean

5. V	Which combinational circuit is represented by these Boolean expressions S=x'y+xy', C=xy?
0	Full Subtractor
•	Half Adder
0	Full Adder
О 6. V	None of the above When an overflow occurs, the sign is represented by most bit in signed numbers.
•	Left
0	Right
0	Middle
7. Ir	None of the above accepted the result of the result of the values of C and S?
0	0, 0
	1, 1
0	0, 1
0	1,0
8. A	decimal adder requires a minimum of inputs and outputs.
0	9, 9
0	5, 9
	9, 5
	5, 5
	f we apply two BCD digits to a 4-bit binary adder. The adder will form the sum in binary and
_	duces the result that ranges from to
	0, 9
0	1, 9
О	1, 13
•	0, 19
	The addition of to the binary sum converts it to the correct BCD representation lalso produces an output carry as required.
0	0100
0	0101
•	0110
0	0111

11.

Which	of	the	following	combination al	circuit	has	2^n	inputs	and	n
outputs	?									

0	Adder
0	Subtractor
•	Encoder
	Decoder In Octal to Binary encoder, we have 8 inputs and 3 outputs. At a particular time, how many uts can be one?
p	1
0	2
0	4
0	8
	Which of the following combinational circuit has n inputs and 2^n outputs?
0	Adder
0	Subtractor
0	Encoder
⊙ 14.	Decoder A decoder with enable input can function as a:
0	Adder
0	Subtractor
0	Multiplexer
⊙ 15	De-multiplexer Which of the following combinational circuit behaves as a data selector?
0	Encoder
0	Decoder
•	
0	Multiplexer
16.	Demultiplexer Which of the following combinational circuit distributes the information taken from one line a given number of output lines?
0	Encoder
0	Decoder
0	Multiplexer

⊚	De-multiplexer
17.	In a demultiplexer, if we have only 1 input lines and 4 output lines, then how many selection
line	s will be there?
0	0
\circ	1
\odot	2
\circ	4
	ECAP268 Unit 4 Self-Assessment 04
Top	of Form
1. If	the circuit requires the storage elements, then the circuit can be described in terms of
⊚	Sequential circuit
0	Combinational circuit
0	Either sequential or combinational circuit
0	Both sequential and combinational circuits
	flip-flop is a binary storage device which is capable of storing bit of information.
0	Zero
•	One
0	Two
0	None of the above
3. W	Which of the following circuit use the clock signal as one of the input for synchronization?
	Asynchronous sequential circuit
•	Synchronous sequential circuit
0	Combinational circuit
O	None of the above
4. A	basic flip-flop circuit can be made up of
0	Two NAND gates
~	Two NOR gates
•	Either two NAND gates or two NOR gates
0	None of the above
5. III	a basic flip flop circuit using NOR gates, what values of S and R describe the undefined condition?
0	0, 0
~	0, 1
0	1, 0
•	1, 1

	a basic flip flop circuit using NAND gates, if S=0 and R=0 are provided, then what will be values of Q Q'?
0	0, 0
0	0, 1
0	1,0
•	1, 1
	RS flip flop, when CP=1, S=1, and R=0, what do we call this state?
•	Set state
0	Reset state
0	Memory state
0	Invalid state
	n D flip-flop, D input goes directly to input and its complement goes to input.
	n D flip-flop, when CP=1 and D=0, the circuit will be in ear sta
	In a state table, which of these things are included?
0	Present state, Input
О	Next state, Output
0	Present state and next state
•	All present state, input, next state and output
11.	A sequential circuit with m flip-flops and n inputs needs rows in the state table.
	2 ^m 2 ^{m+n} 2 ^{m-ns}
_	In a state diagram, the states are represented by
0	Rectangles
0	Squares
0	Lines
•	Circles
	When two states are equivalent, one of them can be removed without altering the input-output tionships. This statement is.
•	True
\circ	False
	The complexity of the combinational circuit obtained depends on the binary state assignment
cho	sen. This statement is
0	True
8,	False

	Which table lists the required inputs for a given change of state?
0	Input table
0	Characteristic table
•	Excitation table
0 16.	None of the above In T flip-flop, if the value of T is 0, there will be no change in the next state. This statement is
•	True
0	False
	What will be the next state in T flip flop, if the value of T is 1.
0	Same as the current state
•	Complement of current state
0	None of these
	All of the above During the design of combinational circuit part, the unused states are taken as
0	0
0	1
•	x
O 19.	None of the above In applications which require the transfer the data, what kind of flip-flop is advisable to use?
⊚	D flip-flop
0	T flip-flop
0	JK flip-flop
pul	None of the above A counter is self correcting, if by mistake the circuit goes to one of the unused state, the next count se transfers it to one of the valid states. This statement is
⊚	True
0	False
	ECAP268 Unit 5 Self-Assessment 05
1. T	he internal hardware organization of a digital computer is best defined by specifying:
0	Set of registers
0	Sequence of micro-operations
0	A control to initiate the sequence of micro-operations
⊚	All registers, sequence of micro-operations and a control for initializing

it allowed to use the lower case letters for representation of computer registers?
Yes No
ne separation of two micro-operations is done using
Comma
Semi-colon
Colon
Asterisk
e can construct a common bus system for transferring of information between registers by using
Multiplexers
Three state bus buffers
Both multiplexers and three state bus buffers
None of the above
three state gate exhibits
Logic 0 state, logic 1 state and logic 2 state
Logic 1 state, high-impedance state and logic 2 state
Logic 0 state, logic 1 state and high impedance state
None of the above
hich of the state behaves like an open circuit in three state gate?
Logic 0
Logic 1
High impedance state
None of the above
hen the control input is, then the gate goes to high-impedance state.
0
1
2
3
/e can employ to ensure that no more than one control input is active at any given time
Adder
Multiplexer
Demultiplexer
Decoder

9. V	Vhich operation is defined in R3 <-	R1 + R2' + 1
0	Addition	
•	Subtraction	
0	Negation	
0	None of the above	
10.		
W	hich logical micro-operati	on is defined F←x ∧ y
DR	• AND	○ xor
1 11.		
W	hich logical micro-operatio	on is defined $F \leftarrow (x \oplus y)$ '
KO	R XNOR	O NAND
l 12.		
	57L:-L 1:-1:	i i. d.G., d.T. (-, 1.3)
`	Vhich logical micro-operat	ion is defined F (x ∧ y)
0	XOR	
0	XNOR	
•	NAND	
0	NOR	
	Apply selective clear on A, A=1010,	B=1100 (logic operand)
0	1010	
0	1100	
•	0010	
0	0011	
	Apply selective complement on A,	A=1010, B=1100 (logic operand)
0	1010	
⊙	0110	
0	0011	
0	1111	

ECAP268 Unit 6 Self-Assessment 06

1. T	he computer reads each instruction from memory and places it in a register.
⊚	Control
0	Processor
0	Either control or processor
С 2. Т	None of the above he computer reads each instruction from memory and places it in a register.
•	Control
0	Processor
0	Either control or processor
0	None of the above
	3.
	The operation code must consist of atleast n bits for a given 2^n (or less) distinct operations.
4. T	n-1, 2 ⁿ⁻¹ n, 2 ⁿ n+1, 2 ⁿ⁺¹ None of the above
4. T	he instruction code format have two parts, the first part represents.
	the instruction code format have two parts, the first part represents. The operation to be performed
•	the instruction code format have two parts, the first part represents. The operation to be performed An address of operand
000	the instruction code format have two parts, the first part represents. The operation to be performed
000	the instruction code format have two parts, the first part represents. The operation to be performed An address of operand Either operation or address None of the above What is the total number of bits in an instruction?
⊙ ○ ○ 5. V	the instruction code format have two parts, the first part represents. The operation to be performed An address of operand Either operation or address None of the above What is the total number of bits in an instruction?
⊙ ○ ○ 5. V	the instruction code format have two parts, the first part represents. The operation to be performed An address of operand Either operation or address None of the above What is the total number of bits in an instruction? 8 12
●○○○○○○○○	the instruction code format have two parts, the first part represents. The operation to be performed An address of operand Either operation or address None of the above What is the total number of bits in an instruction? 8 12 16
●○○○○○○○○	the instruction code format have two parts, the first part represents. The operation to be performed An address of operand Either operation or address None of the above What is the total number of bits in an instruction? 8 12
●○○○○○○○○	the instruction code format have two parts, the first part represents. The operation to be performed An address of operand Either operation or address None of the above What is the total number of bits in an instruction? 8 12 16 24
€CCDSCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC<	the instruction code format have two parts, the first part represents. The operation to be performed An address of operand Either operation or address None of the above What is the total number of bits in an instruction? 8 12 16 24 low many bits are used to distinguish between direct and indirect address?
⊙○○○○○○○○○○	the instruction code format have two parts, the first part represents. The operation to be performed An address of operand Either operation or address None of the above What is the total number of bits in an instruction? 8 12 16 24 Now many bits are used to distinguish between direct and indirect address?

7. \	What is the total number of bits in PC?
0	8
•	12
0	16
0	None of the above
_	What is the total number of bits in TR?
0	8
0	12
•	16
0	None of the above
9. ۱ ۞	What is the total number of bits in TR?
0	8
ິ ⊚	12
0	16
	None of the above What is the total number of bits in OUTR?
±0.	8
O	12
O	16
0	
	None of the above Which of these register holds the address of instruction?
•	PC
0	AC
0	AR
0	DR
	In a common bus system, how many registers just have LO input?
0	1
•	2
0	3
0	4
13. 〇	A bit sequence counter can count in binary from 0 to 15.
ບ ⊚	2
	4
0	6

\circ	8
	Memory read/write cycle will be initiated with the edge of a timing signal ising
15.	During each instruction cycle, what is the next phase after decoding of instruction is
0	Fetching of instruction from memory
•	Reading of effective address from memory
0	Execution of instruction
0 16.	None of the above If D7=0, then what type of instruction it specifies?
0	Register reference
0	Input-output
•	Memory Reference
	None of the above If D7=1 and I=0, then what type of instruction it specifies?
•	Register reference
0	Input-output
0	Memory Reference
0 18.	None of the above If D7=1 and I=1, then what type of instruction it specifies?
0	Register reference
•	Input-output
0	Memory Reference
0	None of the above
	ECAP268 Unit 7 Self-Assessment 07
1. I	n a basic computer, each instruction has a letter symbol in programs.
0	2
•	3
0	4
0	5
2. I	n a basic computer, each instruction has a letter symbol in programs.
0	2 or A
0	3 or B

•	4 or C
0	5 or D
_	n BSA computer instruction, the hexadecimal code is
0	2 or A
0	3 or B
0	4 or C
•	5 or D
	n which category, the problem oriented symbols or formats are used?
0	Binary code
0	Octal/hexadecimal code
0	Symbolic code
•	High level programming languages
	he fields, i.e., label, instruction and comment specify
⊙	Assembly language
0	High level programming language
0	Octal programming language
0	None of the above
	A symbolic address must consist of alphanumeric characters.
0	1
0	2
0	3
•	Either 1, 2 or 3
	he first character in the label field must be a
•	Letter
0	Numeral
0	Symbol
0	None of the above
	A symbolic address in the label field is terminated by a so that it will be
rec •	ognized as a label by the assembler.
~	Comma
U -	Semi-colon
0	Dot
0	Slash

9. A comment must be preceded by a for the comment field.	or the assembler to recognize the beginning of
Comma	
Semi-colon	
C Dot	
Slash	
10. The instruction CLA specifies	
Non-MRI instruction	
Oirect address instruction	
Indirect address instruction	
None of the above	
11. The pseudo-instruction ORG N gives the memory number.	ory location for the instruction; here N is a
Decimal	
Binary	
Octal	
• Hexadecimal	
12. The translation into binary from the symbolic	program is done by a special program called
Linker	
Assembler	
C Loader	
None of the above	
13. The assignment of a memory location to each scan.	machine instruction and operand is done in
First	
14. The address symbol table creation is done in _	scan.
15. The table look up procedures is implemented Second	in pass.
ECAP268 Unit 8 Sel	f-Assessment 08
1. Which of the operation is not available as a made	chine instruction in basic computer?
OR	
^C AND	
° _{NOT}	

\sim	None of the above
2. F	or arithmetic shift-left, it is necessary that the added bit in the least significant position
sho	uld be
0	-1
•	0
0	1
0	2
	Which of these instructions is considered as a logic operation that transfers a logic operand the AC?
•	LOA
0	CMA
0	AND
0	CLA
4. A	ny logic function can be implemented using and operations.
0	OR, XOR
0	NOR, XNOR
•	AND, complement
ි 5. C	OR, complement MA instruction is used for
•	Complementation
0	Accumulation
0	Correlation
© 6. Ir	None of the above the basic computer, the link between the main program and a subroutine is the instruction.
0	LDA
•	BSA
0	BAS
	None of the above Vhich memory location of each subroutine serves as a link between the main program and subroutine?
•	First
0	Second
О	Fifth

0	Last
8. V	Which instruction of the subroutine performs an operation commonly called subroutine
reti	urn?
0	First
0	Second
0	Fifth
•	Last
	When computers have multiple processor registers then which register is usually employed mplement the subroutine linkage?
•	Index register
0	Input register
0	Output Register
	None of the above The return to the main program after execution of subroutine is done by using
•	ніт
0	Exit
0	Back
0 11.	None of the above Which of the instruction checks the input flag for the availability of character?
•	SKI
0	INP
0	OUT
12.	None of the above A binary-coded character is transferred to the output device using instruction?
0	SKI
0	INP
•	OUT
13.	None of the above To turn the interrupt on, which instruction is used?
0	INP
•	ION
0	IOF
0	None of the above

14.	interrupt sources can be used for
0	Input transfers
0	Output transfers
0	Internal processing errors
⊙ 15.	All input and output transfers and internal processing errors A binary-coded character enters the computer using instruction
•	INP
0	ION
0	IOF
0	None of the above
	ECAP268 Unit 9 Self-Assessment 09
1. V	Which of the following component of CPU performs micro-operations?
0	Control
•	ALU
0	Register set
О 2 Т	None of the above the information from the output bus is selected by the
0	Encoder
0	Multiplexer
•	Decoder
○ 3. F	Demultiplexer low many fields are included in a control word?
0	2
0	3
•	4
0	· 5
4. V	Vhich of the following field is of 5 bits?
0	SELA
0	SELB
0	SELD
•	OPR

5. T	The fields SELA, SELB and SELD each consists of
0	2
•	3
0	4
0	5
6. <i>A</i>	A stack follows the rule of
0	FIFO
⊚	LIFO
0	LILO
	None of the above The register that holds the address for stack is called a
•	Stack Pointer
0	Stack Register
0	Stack Pop
О 8 Т	Stack Push The value of stack pointer always points towards the of the stack
0	Bottom
O	Left
0	Right
•	Тор
9. V	When we are removing any item from the stack, the content in SP will be
0	Incremented
•	Decremented
0	Remains same
0	None of the above
_	When we are inserting any item to the stack, the content in SP will be
•	Incremented
0	Decremented
0	Remains same
0	None of the above
11. ⊙	The arithmetic expressions can be effectively calculated by organization
·	Stack
U	Queue

0	Graph
0	Tree
_	In polished notation, we place the operator is placed
0	Between the operands
•	Before the operands
0	After the operands
13 .	The operator is not placed Which of the following referred to as reverse polished notation?
0	Infix notation
0	Prefix notation
•	Postfix notation
_	None of the above The expression AB+ refers to as
0	Infix notation expression
0	Prefix notation expression
•	Postfix notation expression
் 15.	None of the above Which of the following form is best suitable for stack manipulation?
0	Polished notation
•	Reverse Polished notation
0	Accurate Polished notation
0	None of the above
	ECAP268 Unit 10 Self-Assessment 10
	1. Which of the following fields is a part of common instruction format?
0	Operation field
0	Address field
0	Mode field
⊙ 2. T	All operation, address and mode fields The instruction ADD X represents
•	Single accumulator organization
0	General register type organization

0	Stack organization
0	None of the above
_	he instruction ADD R1, R2 represents
0	Single accumulator organization
⊙	General register type organization
0	Stack organization
	None of the above n what kind of instruction, all operations are done between AC register and a memory erand?
0	Three address instruction
0	Two address instruction
•	One address instruction
0	None of the above
	n what kind of instruction, the address field is missing?
0	Three address instruction
0	Two address instruction
0	One address instruction
	Zero address instruction Which instruction set is limited to the use of load and store instructions when nmunicating between memory and CPU?
0	Two address instructions
0	One address instructions
0	Zero address instructions
•	RISC instructions
_	Vhich of the following organization have PUSH and POP instructions?
0	Single accumulator organization
0	General register type organization
⊙	Stack organization
	None of the above What holds the address of the instruction to be executed next and is incremented each time instruction is fetched from memory?
•	Program Counter
0	Instruction Register
0	Input Register

© 9. v	Output Register Which of the following field is used to locate the operands needed for the operation?
0	Address field
•	Mode field
0	Operation field
O 10.	None of the above The complement accumulator represents
•	Implied mode
O	Immediate mode
0	Register mode
	Relative address mode In which mode, the operand is specified in the instruction itself?
0	Implied mode
•	Immediate mode
0	Register mode
○ 12.	Relative address mode In indirect address mode, the effective address is calculated as:
0	Effective address = address part of instruction / content of CPU register
0	Effective address = address part of instruction * content of CPU register
•	Effective address = address part of instruction + content of CPU register
	Effective address = address part of instruction - content of CPU register n which addressing mode, the content of a base register is added to the address part of the ruction to obtain the effective address?
0	Indexed addressing mode
•	Base register addressing mode
0	Relative addressing mode
○ 14.	None of the above Which of the following modes does not require any address field?
0	Implied mode
0	Immediate mode
•	Both immediate and implied mode
0	None of the above

	All register reference instructions that use accumulator are	_ instructions.
•	Implied mode	
0	Immediate mode	
0	Relative addressing mode	
0	None of the above	
	ECAP268 Unit 11 Self-Assessment 11	
_	Why it is preferred to do parallel processing?	
0	For increasing the computer processing capabilities	
0	For increasing the throughput	
•	For both increasing the throughput and processing capabilities	
	None of the above Parallel processing can occur in	
0	Data stream	
0	Instruction stream	
•	Both data and instruction stream	
	None of the above n which group, all processors receive the same instruction from the coldifferent items of data?	ntrol unit but operate
0	SISD	
•	SIMD	
0	MISD	
	MIMD Of which group, as such there is no practical application. It is studied duerest?	ue to the theoretical
0	SISD	
0	SIMD	
•	MISD	
	MIMD in which group, the computer systems are capable of processing severa me time?	I programs at the
0	SISD	
0	SIMD	

0	MISD
•	MIMD
6. V	Where can we apply the concept of pipeline organization?
0	Arithmetic pipeline
0	Instruction pipeline
•	Both arithmetic and instruction pipelines
incr	None of the above in which condition, the mantissa of the sum or difference is shifted right and the exponent remented by one?
•	Overflow
0	Underflow
0	Baseflow
	None of the above n which condition, the number of leading zeros in the mantissa determines the number of shifts in the mantissa and the number that must be subtracted from the exponent?
0	Overflow
•	Underflow
0	Baseflow
O 9. T	None of the above he instruction fetch segment can be implemented by means of buffer.
•	FIFO
0	LIFO
0	FILO
0	LILO
10	occurs when an operand address cannot be calculated
0	Data dependency
•	Address dependency
0	Calculation dependency
் 11	None of the above occurs when an instruction needs data that are not available yet.
0	Hardware interlocks
0	Operand forwarding
0	Delayed load

⊚	All hardware interlocks, operand forwarding and delayed load
12.	In the control selects the target instruction if the condition is satisfied or the
	ct sequential instruction if the condition is not satisfied.
•	Conditional branch
0	Unconditional branch
0	Uniconditional branch
	Uniconditional branch An always alters the sequential program flow by loading the program
COL	unter with the target address.
•	Conditional branch
	Unconditional branch
0	Uniconditional branch
	None of the above Which of the following is a way for dealing with branching of instructions?
0	Loop buffer
0	Branch prediction
0	Delayed branch
•	All loop buffer, branch prediction and delayed branch
	ECAP268 Unit 12 Self-Assessment 12
1.\	Which of the following is fastest kind of memory?
0	Auxiliary memory
•	Cache memory
0	Main memory
্ 2. \	None of the above Which of the following is slowest kind of memory?
•	Auxiliary memory
0	Cache memory
0	Main memory
О 3. М	None of the above Magnetic tapes are a kind of
⊚	Auxiliary memory
0	Cache memory

\cup	Main memory
O 4 14	None of the above
4. v ⊙	Vhich of the following memory does not deal directly with the CPU?
_	Auxiliary memory
0	Cache memory
0	Main memory
	None of the above Which of the following memory is employed to compensate for speed differential between n memory access time and processor logic?
0	Magnetic tapes
0	Magnetic disks
•	Cache memory
_	None of the above n which of the following memory, the electric charges are applied to the capacitors?
0	Static RAM
•	Dynamic RAM
0	Both static and dynamic RAMs
	None of the above the programs that are supposed to be stored permanently in the computer system are red in
0	RAM
•	ROM
0	Cache memory
© 8. V	Auxiliary memory Vhich of the following memory is non volatile in nature?
0	RAM
•	ROM
0	Both ROM and RAM
О 9. А	None of the above as ROM can only read, so the data bus will always be in mode
0	Input
•	Output
0	Input/Output

O 10.	None of the above Which of the following is an important characteristic of any device?
0	Access time
0	Transfer rate
0	Cost
	All access time, transfer rate and cost Memory space belongs to
0	Auxiliary memory
•	Main memory
0	Cache memory
	None of the above Address space belongs to
•	Auxiliary memory
0	Main memory
0	Cache memory
O 13.	None of the above Which of the following word is used to denote a block?
•	Page frame
0	Word frame
0	Line frame
0 14.	Sentence frame Which of the following is page replacement algorithm?
0	LRU
0	FIFO
•	Both LRU and FIFO
	None of the above Which of the following memory is accessed by content?
•	Associative memory
0	Auxiliary memory
0	Both associative and associative memories
	None of the above Which memory is placed between CPU and main memory?
•	Cache memory

0	Associative memory
0	Random memory
○ 17.	None of the above In which memory, no address is specified when writing?
0	Cache memory
•	Associative memory
0	Random memory
18.	None of the above Which memory requires the logic circuit for matching the content?
0	Cache memory
•	Associative memory
0	Random memory
0 19.	Main memory The access time of cache memory is access time of main memory.
0	Equal to
•	Less than
0	Greater than
0	None of the above
	ECAP268 Unit 13 Self-Assessment 13
1. V	Which of the following control characters control the layout of printing?
•	Format effectors
0	Information separators
0	Communication control characters
	None of the above Which of the following control characters separates the data into divisions like pages and agraphs?
0	Format effectors
•	Information separators
0	Communication control characters
0	None of the above

	Which of the following control characters are used during the transmission of text between note terminals?
0	Format effectors
0	Information separators
•	Communication control characters
0	None of the above
_	SCII is a bit code.
0	6
•	7
0	8
0	9
	Which of the following commands can be received by an interface?
0	Control
0	Status
0	Data input and output
€6. V	All control, status, data input and output Which of the following command is issued to activate the peripheral?
•	Control
0	Status
0	Data input
0	Data output
7. A	
bus	into one of its registers.
0	Control
	Status
0	Data input
	Data output Vhen interface receives an item of data from the peripheral and places it in its buffer ister. Then what kind of command is issued?
0	Control
0	Status
•	Data input
0	Data output

	f two units, such as CPU and I/O interface which are designed independently of each other I they share a private clock, then what mode of transfer is this?
0	Synchronous mode
•	Asynchronous mode
0	Many-synchronous mode
	None of the above If two units, such as CPU and I/O interface which are designed independently of each other I they share a common clock, then what mode of transfer is this?
•	Synchronous mode
0	Asynchronous mode
0	Many-synchronous mode
	None of the above In which method of data transfer, there is no way of knowing whether the other unit has ually placed or received the data?
•	Strobe method
0	Handshaking method
0	Both strobe and handshaking methods
	None of the above Which of the method provides a reply in the form of control signal to the unit that initiates transfer?
0	Strobe method
•	Handshaking method
0	Both strobe and handshaking methods
	None of the above The line data valid in source initiated data transfer using handshaking is generated byunit
•	Source
0	Destination
0	Either source or destination
0 14.	Both source and destination Which of these is requires many wires for connection and is usually faster?
•	Parallel transmission
0	Serial transmission
0	Equal transmission
0	None of the above

15. In serial asynchronous transmission, the start bit is and stop bit is
C _{1,1}
0,0
• 0,1
1,0
ECAP268 Unit 14 Self-Assessment 14
1. In verify logic, we have keywords.
^C module
endmodule
Both module and endmodule
None of the above 2. In verilog, how do we provide four bits input?
input [3:0] a;
input [0:3] a;
input [0-3] a;
input [3-0] a; 3. && represents
C Logical OR
C Logical AND
All of the above
None of the above 4. X ^ Y represents
© Bitwise AND
© Bitwise OR
Bitwise XOR
© Bitwise XNOR
5. The conditional operator is defined by
f:
· :?
?@
@?

```
6. Which of the following is an HDL?
Verilog
   VHDL
    Both Verilog and VHDL
   None of the above
7. The modulus operation is performed using
8. Out=~X, if X=0, then what will be the value of Out?
   0
•
    1
    None of the above
9. This code represents
module abc (input a, output c);
assign c=~a;
endmodule
   NOT gate
   AND gate
   OR gate
XOR gate
10. This code represents
   module abc_gate ( input a, input b, output c );
  assign c=^(a \mid b);
  endmodule
   NOR gate
   AND gate
   OR gate
   XOR gate
11. module abc_gate ( input a, input b, output c );
   assign c=^(a \& b);
   endmodule
   NAND gate
```

0	AND gate
0	OR gate
○ 12.	XOR gate module abc_gate (input a, input b, output c); assign c=~(a ^ b); endmodule
0	NAND gate
0	AND gate
•	XNOR gate
○ 13.	XOR gate module xyz(input logic a, b, output logic sum, carry); Assign sum =a^b, carry =a&b' endmodule
⊚	Half adder
0	Full adder
0	Half Subtractor
	Full Subtractor module xyz (input logic S, i0, i1, output logic Z); assign Z=S?i0:i1 endmodule
0	Half adder
0	Full adder
•	Multiplexer
O 15.	De-multiplexer Which of these defines the capabilities of Verilog?
0	Case sensitive
0	Vendor independence
⊙	Both case sensitivity and independence from vendo
0	None of the above